



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

⑪ Publication number:

**0 263 220**  
**A1**

⑫

**EUROPEAN PATENT APPLICATION**

⑬ Application number: 86430035.5

⑮ Int. Cl.4: H01L 21/60, H01L 21/31

⑭ Date of filing: 08.10.86

⑯ Date of publication of application:  
13.04.88 Bulletin 88/15

⑰ Designated Contracting States:  
DE FR GB

⑰ Applicant: International Business Machines  
Corporation  
Old Orchard Road  
Armonk, N.Y. 10504(US)

⑰ DE GB

⑰ Applicant: Compagnie IBM FRANCE  
5 Place Vendôme  
F-75000 Paris 1er(FR)

⑰ FR

⑰ Inventor: Auda, Bernard  
38 Imp de Guillerville Linas  
F-91310 Monthey(FR)

⑰ Representative: Klein, Daniel Jacques Henri  
Compagnie IBM France Département de  
Propriété Intellectuelle  
F-06610 La Gaude(FR)

⑯ Method of forming a via-having a desired slope in a photoresist masked composite insulating layer.

⑯ In a dry etching equipment, a variable gas mixture composition provides etch and ash simultaneously. For example, when a SiO<sub>2</sub>/PSG composite insulating layer (12A/12B) with a respective thickness of about 300 and 600 nm masked by a patterned photoresist layer (13) is to be etched, a CHF<sub>3</sub>/O<sub>2</sub> gas mixture may be used with the following steps:


1. Dry etching the composite insulating later in an RIE equipment by a plasma action in a gas mixture containing a fluorine compound and an oxidizer with a percentage of the oxidizer of about 15% to form a tapered hole having the desired slope (A) in the top PSG insulating layer.

2. Dry etching the composite layer in said gas mixture with a percentage of the oxidizer in the gas mixture of about 3%, to transfer said desired slope from the PSG insulating layer (12B) to the bottom SiO<sub>2</sub> insulating layer (12A); during this step the slope of the tapered hole in the PSG insulating layer (12B) has been modified.

3. Dry etching the composite layer in said gas mixture with a percentage of the oxidizer in the gas mixture of about 90% to adjust the slope in said top insulating layer to said desired slope.

Therefore the method is comprised of a reduced number of operations (3). In addition, because the process is only based on different CHF<sub>3</sub>/O<sub>2</sub> flow ratios, no pumping is necessary, and therefore the process results in higher throughputs. The slope of the resulting via-hole (17) is in the desired 55-65 deg. range.

**EP 0 263 220 A1**



**METHOD OF FORMING A VIA-HOLE HAVING A DESIRED SLOPE IN A PHOTORESIST MASKED COMPOSITE INSULATING LAYER**

**Technical Field**

5 The invention relates to dry etching techniques and more particularly to a method of forming a tapered via-hole having a desired and controlled slope in a composite insulating layer comprised of at least two dielectric materials having different etching rates such as Phospho Silicate Glass (PSG) and silicon dioxide (SiO<sub>2</sub>).

**10 Background of the Invention**

15 The use of photolithographic and etching steps to produce via-holes in insulating layers formed during the semiconductor wafer processing are important and critical steps in the course of the manufacturing of Very Large Scale Integration (VLSI) silicon chips. For example, via-holes may be etched through an insulating layer, and a metal layer subsequently deposited thereon, filling the via-holes and providing an electrical contact with the underlying conductive layer, i.e., a polysilicon land or a monocrystalline silicon substrate.

20 With a continuous trend towards still further integration and microminiaturization of active/passive devices, the need for methods of producing extremely small via-holes becomes more acute. Known wet etching processes fail in that respect because of capillary problems, so that the liquid etchant cannot reach the bottom of the via-holes. Therefore, it clearly appears today that dry etching processes such as Plasma Etching and Reactive Ion Etching have a greater potential to produce extremely small via-holes of a diameter equal to or less than 1 micron.

25 Unfortunately, when dry etching processes are used, the etching direction is substantially anisotropic, i.e. in a vertical direction only, thereby producing via-holes with substantially vertical sidewalls. As a result, step coverage problems are encountered during metallization, with the metal layer being substantially thinner on the sidewalls and at the step of the via-hole than elsewhere. These metal thickness irregularities can give rise to a risk of potential cracks and cause variations in the land resistances. As a result, they may cause subsequent metal land opens which in turn, sometimes result in a total failure of the functional circuit integrated in the chip.

30 Accordingly, in order to prevent such cracks from occurring, the slopes of these contact openings have to be tapered, i.e. as smooth as possible (about 60 deg.) to allow a good metal coverage.

35 In order to minimize or preferably to eliminate these step coverage problems, efforts have been made to develop dry etching methods for producing via-holes with sloped profiles through an insulating layer formed by a single dielectric material. One method of doing this has been to suggest the use of a conventional photoresist mask which has a sloped profile.

40 A technique to produce tapered via-holes in a patterned photoresist mask formed on an insulating layer. It consists of heating the structure so that the resist softens, and because of the surface tension, develops tapered walls.

45 Since the mask is anisotropically eroded to some degree by the plasma gas as the underlying insulating layer is etched, the result is replication of the mask profile, more or less, in the insulating layer.

This technique suffers from the difficulty of ensuring that the etch rate ratio equals the ratio of thicknesses and also limits the profile conformal to the shape assumed by the photoresist mask during the bake step (after the development of the resist).

50 Another method has been to use the sensitivity of certain photoresist compositions to erosion. It has been discovered that said erosion is substantially isotropic, making it possible to produce anisotropic etching results by the use of controlled isotropic photoresist erosion during the etching process.

This process suffers from the use of non-standard photoresist compositions.

In addition, various variables such as lithographic conditions, exposure parameters, surface topography and hole size seriously affect hole profiles and dimensions to such an extent that to make precision control by this method and reproducible results is very difficult.

Moreover, it is frequent in the silicon chip processing, and in particular in the manufacturing of MOSFET's, to etch extremely small contact via holes over either a silicon substrate or a polysilicon land through a thick composite insulating layer comprised of at least two dielectric materials having different etching rates, e.g., a layer of Phospho Silicate Glass (PSG) overlying a layer of silicon dioxide (SiO<sub>2</sub>). The problem of precision control mentioned above becomes even more acute when such a composite layer is used, because of the different etching rates of the two materials. If wet etchant is used to etch the via-hole, the openings become too large for high density circuits, because PSG etches much faster than thermally grown SiO<sub>2</sub>.

A first attempt to produce via-holes with sloped profiles in a composite insulating layer, while still fully complying with dry etching techniques, has been developed by the applicant and consisted in a succession of etch (using CHF<sub>3</sub>) and ash (using O<sub>2</sub>) steps.

The basic principle of this technique has been published in the IBM Technical Disclosure Bulletin: "Multi-step contour etching process", vol. 27, No. 6, November 1984, pp 3259-3260 and "Multi-step etching of dissimilar materials achieving selectivity and slope control", vol. 28, No. 7, December 1985, pp 3136-3137.

For example, real experiments were conducted in the manufacturing line of a typical CFET product, in the etching of contact via-holes through a photoresist masked PSG/SiO<sub>2</sub> composite insulating layer, to expose a portion of an underlying polysilicon layer. This process consisted of the following steps:

20	No. 1	Etching	3.6 min	Ashing	.4 min
	No. 2	Etching	3.1 min	Ashing	.6 min
	No. 3	Etching	2.2 min	Ashing	1.1 min
25	No. 4	Etching	.5 min	Ashing	2.2 min
	No. 5	Etching	.6 min	Ashing	3.3 min
	No. 6	Etching	.7 min	Ashing	1.0 min
30	No. 7	Cleaning	1.0 min		

This "multi-step" process has a long down time, because it implies 6 etching steps, each followed by an ashing step. Between two successive steps, long pumping sequences are necessary, to exhaust the previous gas system (e.g. CHF<sub>3</sub>) before filling with the following gas system (e.g. O<sub>2</sub>).

The total etch + ash time is 20.3 min. while the overall time including the pumping time is about 42.0 min. Such an overall time is a serious problem in a manufacturing line where high throughputs are desirable.

The "multistep" process is also characterized by its full anisotropy. CHF<sub>3</sub> etches vertically the composite oxide layer, but the photoresist mask is not attacked, while O<sub>2</sub> does not attack the composite oxide layer but attacks the photoresist mask. The photoresist mask is attacked by O<sub>2</sub> only if its openings are tapered. This implies a requirement to cure the photoresist mask in order to reflow the resist material. As a result of the reflow, vertical sidewalls are modified in tapered sidewalls. Unfortunately the use of a cured photoresist mask is a non-desired limitation. The ashing is only used for mask erosion. The anisotropic etching of oxide has a selective etch rate ratio between resist and oxide. The above process is characterized by its vertical etching component.

So there still exists a need for a dry etching method for producing tapered via-hole with sloped profile in a photoresist masked composite insulating layer such as a PSG/SiO<sub>2</sub> layer.

#### 50 Summary of the Invention

The foregoing problems are solved by a preferred embodiment of the method of the present invention as defined by the characterizing part of claim 1.

According to the teachings of the present invention, it suggests a method of forming tapered via-holes through a photoresist masked composite insulating layer overlying a substrate to expose a portion of said substrate. Said composite insulating layer being comprised of top and bottom insulating layers which have different etch rates.

The method involves dry etching techniques using a plasma action of a gas mixture containing a fluorine compound and an oxidizer, and is comprised of the following three steps:

- 5 1. Dry etching the photoresist masked composite insulating layer in an RIE equipment by a plasma action in a gas mixture containing a fluorine compound and an oxidizer with a first percentage of the oxidizer in the gas mixture to form a tapered hole having the desired slope in the top insulating layer;
- 10 2. Dry etching the composite layer in said gas mixture with a second percentage of the oxidizer in the gas mixture, to transfer said desired slope from the top insulating layer to the bottom insulating layer; during this step the slope of the tapered hole in the top insulating layer has been modified;
- 15 3. Dry etching the composite layer in said gas mixture with a third percentage of the oxidizer in the gas mixture to adjust the slope in said top insulating layer to said desired slope.

This method, so called the "Multi-Slope" process, aims to modify the shape of the photoresist mask simultaneously with oxide etching. That is, it combines both the etching and ashing in one step.

As there are two different oxides to reach the substrate, more than one step is needed. In other words, the etching anisotropy is modified in parallel with a change in the fluorine compound and oxidizer ratio.

- 20 15 A preferred embodiment will be detailed hereafter using the "multislope" process of the present invention with a CHF<sub>3</sub>/O<sub>2</sub> mixture in the same conditions than in the "multistep process" detailed above, i.e. to etch a contact via-hole through a photoresist masked PSG/SiO<sub>2</sub> composite oxide layer to expose a polysilicon land. According to that embodiment, the "multislope" process is comprised of the following steps:

25	No.1	Etching/Ashing	6.0 min	(15% O <sub>2</sub> in the mixture)
	No.2	Etching/Ashing	5.0 min	( 3% O <sub>2</sub> in the mixture)
	No.3	Etching/Ashing	7.0 min	(90% O <sub>2</sub> in the mixture)
	No.4	Cleaning	1.0 min	

30 Details on the method are disclosed in the subclaims.  
 Therefore, according to the "multislope" basic concept, the main differences between steps, simply consists in different flow ratios between the fluorine compound and oxidizer, i.e. the percentage of oxidizer in the gas mixture. All other parameters are less important. As a result, there is no need for pumping down between steps, and therefore the RF power may be held on.

35 In addition, compared to the "multistep" process the etch + ash total time is reduced to 19 min, and the overall time including the pumping time is reduced to about 25 min.

Compared to the method of dry etching an insulating layer detailed above, the "multislope" process does not require either special photoresist compositions or to cure the photoresist material to produce via-holes with tapered sidewalls.

40 Therefore, a primary advantage of the method of the present invention is to produce tapered via-holes with sloped profiles in a composite insulating layer with a reduced overall time compared to that obtained with a "multistep" like process.

Another advantage of the method of the present invention is to accept photoresist either after development or after curing.

45 Still another advantage of the method of the present invention is to be independent of the nature or composition of the photoresist material used to mask the composite insulating layer.

Furthermore, another advantage of the method of the present invention is to provide a very good slope control during via hole etching.

50 These and other advantages of the present invention will appear more fully upon consideration of the various illustrative embodiments which will be described in detail in connection with the accompanying drawings forming a material part of this disclosure.

#### Brief Description of the Drawings

- 55 Figs. 1A to 1D are schematic cross sectional views of the effect of the "multislope" process of the present invention on the formation of a contact via-hole through a photoresist masked PSG/SiO<sub>2</sub> composite insulating layer.

Detailed Description of the Invention

5 A wide variety of plasma gases are suitable for use according to the invention; in general, they comprise at least one fluorine compound such as trifluoromethane (CHF<sub>3</sub>), tetrafluoromethane, hexafluoroethane or nitrogen trifluoride, usually in a mixture with inert gases such as helium or argon. Fluorine compounds of this type, upon conversion to the plasma state, produce excited neutral and ionized species which react with the dielectric material, e.g. PSG or SiO<sub>2</sub>, to form volatile compounds, thereby etching away said layer and producing the desired via-holes. The choice of plasma gases is also made so as to achieve controlled erosion of the photoresist mask. This is generally accomplished by incorporating at least one 10 oxidizer in the plasma gas. Oxygen is a preferred oxidizer by reason of this effectiveness and relative economy of use.

15 The equipment used to conduct the experiments is the AME 8100 Reactive Ion Etcher manufactured by Applied Materials. CHF<sub>3</sub>/O<sub>2</sub> ratio was the main parameter adjusted to obtain different slopes. The etch rate ratio between the resist mask and oxide layers have been continuously varied along the three steps of the method. Influence of O<sub>2</sub> ratio in the etching process to define tapered via-hole in the insulating layer formed by a single dielectric material is admittedly known. When CH<sub>3</sub>F is used alone in RIE equipment, it provides holes with vertical walls. The addition of O<sub>2</sub> aims to obtain a sloped profile in the sidewalls of via-holes.

20 In Fig. 1A, there is shown a portion of a silicon wafer 10 having a substrate 11, e.g. a conductive polysilicon land, passivated by a composite insulating layer 12 comprised of: an underlying or bottom SiO<sub>2</sub> layer 12A and an overlying or top PSG layer 12B. For example, this underlying insulating layer of SiO<sub>2</sub> may constitute the gate oxide or the field oxide of a MOSFET transistor. Typical thicknesses are respectively 300 nm and 600 nm. A thick photoresist layer 13 (thickness about 1200 nm) is applied thereon, exposed and developed by standard techniques, so as to form a photoresist mask provided with an opening 14 and to expose a portion of the top PSG layer 12. The exposure and development are performed in the normal 25 way, so that the edges of the photoresist mask are substantially vertical, say in the 80-85 deg. range. However, the photoresist layer 13 may also be cured to provide a tapered sidewall opening as well. It is to be emphasized that any kind of known photoresists such as AZ 1350 J manufactured by Shipley Inc. may be used. It is an important aspect of the method of the present invention to be photoresist independent.

30 In addition, according to the method of the present invention, it does not matter whether the patterned photoresist layer 13 has been cured or not to taper the opening 14. In fact, a slope of 60 deg. was achieved with cured photoresist and 65 deg. with uncured photoresist.

Reference is now made to Fig. 1B. It is essential to understand that SiO<sub>2</sub> has a low etch rate in CHF<sub>3</sub> compared to PSG, which etches fast in CHF<sub>3</sub>.

35 The first step consists in plasma etching the PSG layer 12B with an O<sub>2</sub> flow of 15% of the total gas flow to produce an opening 15 with a tapered slope in the top PSG layer 12B. This step ends when the SiO<sub>2</sub> underlayer 12A, used as an etch stop layer, is reached. The degree of taper A is about 65 deg.

40 The etch parameters of step 1 are:

O <sub>2</sub> Flow	:	15 sccm (1)
CHF <sub>3</sub> Flow	:	85 sccm
Pressure	:	60 mTORR
Power	:	1350 Watts
45 Time	:	6 min

(1) sccm means standard cubic centimeters per minute.

50 The key parameter is of course the CHF<sub>3</sub>/O<sub>2</sub> ratio which has to be about six; in others words the proportion of O<sub>2</sub> is about 15% of the mixture. All others parameters are less determinant and may vary to some extent.

55 It is to be noted that according to standard processes, the pressure is normally maintained lower than 50 mTORR, e.g. in the range of about 10-30 mTORR. So the "multislope" process of the present invention operates with unusually high pressure.

The second step with the standard  $\text{SiO}_2$  etch process conditions is used for the transfer of the previous degree of taper A in the bottom  $\text{SiO}_2$  layer 12A. This step preferably ends approximately 100 nm before the polysilicon land 11 is exposed (not represented). The structure of Fig. 1B is contacted with a plasma under etching conditions.

5 The etch parameters of step 2 are:

10	$\text{O}_2$ Flow	:	3 sccm
	$\text{CHF}_3$ Flow	:	85 sccm
	Pressure	:	70 mTORR
	Power	:	1350 Watts
15	Time	:	5 min

Because  $\text{CHF}_3$  is a polymerizing gas, using it causes polymer deposition. The role of  $\text{O}_2$  is to ash the polymers. It is known that  $\text{SiO}_2$  etches slowly compared to PSG. During  $\text{SiO}_2$  etching, the slope of the hole, referenced 15', produced in the PSG layer 12B, increases to 75 deg. or 80 deg. when uncured photoresist is used, which is not desired. This degree of taper will be corrected during step 3. During this step, the 20 degree of taper A, has been transferred from the PSG layer to the  $\text{SiO}_2$  layer, forming hole 16 in the  $\text{SiO}_2$  underlying layer 12A. The  $\text{CHF}_3/\text{O}_2$  ratio is about 28, which means that the proportion of  $\text{O}_2$  in the mixture is about 3%.

25 Fig. 1C shows the resulting structure and respective tapered slopes of the openings as obtained after the second step.

25 The third step with an  $\text{O}_2$  flow of about 90% of the total flow gas, etch the resist faster than the oxides of both layers. This corresponds to a  $\text{CHF}_3/\text{O}_2$  ratio of about 11.

During this step the remaining 100 nm of  $\text{SiO}_2$  are completely removed and the top PSG layer 12B is etched again to get the desired tapered slope, while the underlying  $\text{SiO}_2$  layer is etched at a low rate to conserve the same slope of about 60 deg.

30 Therefore, the purpose of this third step is to etch fast the resist mask, without impacting the slope of the hole in the  $\text{SiO}_2$  layer 12A which is correct but significantly correcting hole sidewalls in the PSG layer 12B to reach the appropriate 60 deg. slope. The rate of erosion of the photoresist mask 13 varies directly with the proportion of  $\text{O}_2$  in the plasma and controls the angle at which the via-hole in the  $\text{SiO}_2$  layer is tapered.

35 The etch parameters of step 3 are:

40	$\text{O}_2$ Flow	:	80 sccm
	$\text{CHF}_3$ Flow	:	7 sccm
	Pressure	:	70 mTORR
	Power	:	1350 Watts
45	Time	:	7 min

45 Fig. 1D shows the resulting structure after the third step. The final tapered slope A of the hole 17 produced in the composite PSG/ $\text{SiO}_2$  insulating layer is about 60 deg. (in the 55/65 deg. range). At this point, the photoresist mask 13 has been substantially eroded in both vertical and horizontal direction; reference 14' shows the final opening in said photoresist mask.

50 All those parameters might change from one tool to another.

This method is able to achieve slopes from 50 to 60 deg. or 60 to 70 deg. depending whether the photoresist has been cured or not. This degree of taper is good enough for a continuous metal film coverage over the edge (no edge breaks). It is to be noted too, that the final structure exhibits approximately the same degree of taper for both the top and bottom insulating layers although they have significantly different etch rates.

55 A last, a  $\text{CF}_4$  cleaning step is used to achieve good contact resistance and remove contaminants.

The clean parameters of step 4 are:

5                   CF<sub>4</sub> FLOW           :   75 sccm  
 Pressure           :   50 mTORR  
 Power             :   1350 Watts  
 Time             :   1 min

10                  The above results may be summarized in the following table:

	Mask	Top layer	Bottom layer
15                  1st Step	Medium E R(1)	Medium E R Medium ERR(2)mask/ top layer	Normal E R Medium ERR mask/ bottom layer
20                  2nd Step	Low E R	Normal E R High ERR top layer/ mask	Normal E R High ERR bottom- layer / mask
25                  3rd Step	High E R	Normal E R Low ERR mask/ top layer	Low E R High ERR mask/ bottom layer

30                  (1) ER = Etch Rate

35                  (2) ERR = Etch Rate Ratio

40                  Therefore, according to the broad principle of the present invention, if the etch rate of the top insulating layer is higher than the etch rate of the bottom one (as illustrated above in a preferred embodiment), the desired slope profile is achieved in three steps according to the following recommendations:

45                  -First step:

50                  The etch rate of the top insulating layer to be etched and the mask erosion must be adjusted at a given etch rate ratio depending on the materials used. The partial pressure is tuned to get a horizontal component of the etching. This first etching step ends when the bottom insulating layer is reached.

55                  -Second step:

55                  A vertical etching with high selectivity with the mask is necessary to transfer the slope of the top layer into the underlying bottom one. This second etch ends a few thousand Angstroems before the active substrate material.

-Third Step:

5 The last etching step aims to rebuilt the previous tapered slope in the top layer. This is done by etching faster the mask than the insulating layer. In this step, the top layer is etched faster than the bottom one. It allows the few remaining Angstroems to be removed before the end-etch.

The above method has been described with reference to a composite insulating layer comprised of two insulating layers: a top PSG layer overlying a bottom SiO<sub>2</sub> layer with the etching rate of the PSG material higher than the etching rate of the SiO<sub>2</sub> material. The method may be generalized to even further others situations such as different slopes, different materials, etc...

10 If the etch rate is the same for both insulating layers, the desired slope profile is achieved by using the same CHF<sub>3</sub>/O<sub>2</sub> ratio and the etch rate ratio is given below depending the value of the desired slope:

- 15 a) Slope < 45 degrees  
etch rate mask > etch rate layers
- b) Slope = 45 degrees  
etch rate mask = etch rate layers
- 20 c) Slope > 45 degrees  
etch rate mask < etch rate layers

25 If the etch rate of the top insulating layer is lower than the etch rate of the bottom one, the desired slope profile is still achieved in three steps according to the following recommendations:

-First step:

30 The CHF<sub>3</sub>/O<sub>2</sub> ratio must still be adjusted to get the desired slope in the top insulating layer.

-Second step:

35 No change is needed during this step (slope transfer).

-Third step:

40 Only the time has to be adjusted. The CHF<sub>3</sub>/O<sub>2</sub> ratio has to be adjusted to control the etch rate ratio between the mask and insulating layers.

In any case, a three step process is still appropriate whatever the respective etch rates of the top and bottom insulating layers.

45 **Claims**

50 1. Method of forming a tapered via-hole having a desired slope (A) in a photoresist masked composite insulating layer comprised of bottom insulating layer overlying a substrate, and a top insulating layer overlying said bottom insulating layer, the materials of said top and bottom insulating layers having different etch rate characterized in that it comprises the following steps of:

a) dry etching the composite insulating layer in an RIE equipment by a plasma action in a gas mixture containing a fluorine compound and an oxidizer with a first percentage of the oxidizer in the gas mixture to form a tapered hole having the desired slope (A) in the top insulating layer;

55 b) dry etching the composite layer in said gas mixture with a second percentage of the oxidizer in the gas mixture, to transfer said desired slope (A) from the top insulating layer to the bottom insulating layer; during this step the slope of the tapered hole in the second insulating layer has been modified; and

c) dry etching the composite layer in said gas mixture with a third percentage to adjust the slope in said top insulating layer to said desired slope, while the slope in said bottom insulating layer is not significantly modified.

- 5 2. The method of claim 1 wherein the etch rate of said bottom insulating layer is lower than the etching rate of said top insulating layer.
3. The method of claim 2 wherein the material constituting the said bottom insulating layer is SiO<sub>2</sub> and the material constituting said top insulating material is PSG.
4. The method of claim 3 wherein said gas mixture is comprised of CHF<sub>3</sub> as the fluorine compound and O<sub>2</sub> as the oxidizer.
- 10 5. The method of claim 4 wherein said first, second and third percentage of O<sub>2</sub> in the gas mixture are in the 10-20%, 1-8%, and 80-100% range, respectively.
6. The method of claim 5 wherein the pressure in said RIE equipment is in the 50-80 mTORR range.

15

20

25

30

35


40

45

50

55

FIG.1





EP 86 43 0035

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
X	EXTENDED ABSTRACTS OF THE JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 83-1, May 1983, pages 261-262, no. 163, Pennington, New Jersey, US; E.CRABBE et al.: "Tapering CVD SIO <sub>2</sub> vias for improved metal step coverage using RIE" * The whole article *	1-4,6	H 01 L 21/60 H 01 L 21/31
A	IDEM	5	
A	---		
A	EXTENDED ABSTRACTS OF THE JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 83-1, May 1983, pages 265-266, no. 165, Pennington, New Jersey, US; M.T.DUFFY et al.: "Dry etching of dielectrics for VLSI application" * The whole article *	1-5	
A	---		TECHNICAL FIELDS SEARCHED (Int. Cl.4)
A	US-A-4 484 979 (AT & T BELL LABORATORIES) * Claims 1-4,6,10-14 *	1,2,4	H 01 L
	---	-/-	
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	05-06-1987	VANCRAEYNEST F.H.	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date	
Y : particularly relevant if combined with another document of the same category		D : document cited in the application L : document cited for other reasons	
A : technological background		& : member of the same patent family, corresponding document	
O : non-written disclosure			
P : intermediate document			



EP 86 43 0035

DOCUMENTS CONSIDERED TO BE RELEVANT			Page 2
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 24, no. 9, February 1982, pages 4728-4729, New York, US; H.M.DALAL et al.: "Methods of opening contact holes in oxide-nitride structure" * Figures 1-4 *	1	
A	US-A-4 376 672 (APPLIED MATERIALS) * Figures 16,18; column 9, ligne 41 - column 10, line 44 *	1-6	
A	---		
A	SOLID STATE TECHNOLOGY, vol. 27, no. 4, April 1984, pages 177-183, Port Washington, New York, US; D.HG.CHOE et al.: "Production RIE - I. Selective dielectric etching" * Page 179, column 1, paragraphs 2-6; figures 2-6,9-11 *	1-6	TECHNICAL FIELDS SEARCHED (Int. Cl.4)
A	---		
A	SOLID-STATE TECHNOLOGY, vol. 25, no. 8, August 1982, pages 88-92, Port Washington, New York, US; C.MULLINS: "Single wafer plasma etching" * Page 90, paragraph 1 - column 2, paragraph 3; page 92, conclusion *	1,5	
	---	-/-	
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	05-06-1987	VANCRAEYNEST F.H.	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone	T : theory or principle underlying the invention		
Y : particularly relevant if combined with another document of the same category	E : earlier patent document, but published on, or after the filing date		
A : technological background	D : document cited in the application		
O : non-written disclosure	L : document cited for other reasons		
P : intermediate document	& : member of the same patent family, corresponding document		



EP 86 43 0035

DOCUMENTS CONSIDERED TO BE RELEVANT			Page 3
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	US-A-3 880 684 (MITSUBISHI) * Claims 1-9 *	1	
-----			
TECHNICAL FIELDS SEARCHED (Int. Cl.4)			
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	05-06-1987	VANCRAEYNEST F.H.	
<b>CATEGORY OF CITED DOCUMENTS</b>			
X : particularly relevant if taken alone	T : theory or principle underlying the invention		
Y : particularly relevant if combined with another document of the same category	E : earlier patent document, but published on, or after the filing date		
A : technological background	D : document cited in the application		
O : non-written disclosure	L : document cited for other reasons		
P : intermediate document	& : member of the same patent family, corresponding document		

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)